Difference between revisions of "Novena PVT Components"

From Studio Kousagi Wiki
Jump to: navigation, search
(D - GPIO/misc (uart, touchscreen, accelerometer): add placeholders)
(F - FPGA: add placeholders)
Line 72: Line 72:
 
=== A - Audio ===
 
=== A - Audio ===
 
=== F - FPGA ===
 
=== F - FPGA ===
 +
[[#FPGA]]
 +
* U10F - LMR10520YSDE - 5.5Vin, 1A Step-Down Voltage Regulator
 +
* U12FB - MT41J128M16JT-125:K - 128MByte DDR3 16 Meg x 16 x 8 Banks
 +
* JP10F - FX10A-80S/8-SV(**) - 10+Gbps 0.5mm pitch Stacking Connectors
 +
* Q11F - Si4435DY - 30V P-Channel PowerTrench® MOSFET
 +
* U14F - MX25L512EMI-10G - 512K-BIT [x 1/x 2] CMOS SERIAL FLASH
 +
* U11F - 74AUP1T97GW - Low-power configurable gate with voltage-level translator
 +
 
=== D - GPIO/misc (uart, touchscreen, accelerometer) ===
 
=== D - GPIO/misc (uart, touchscreen, accelerometer) ===
  

Revision as of 03:44, 24 May 2014

This page is intended to be an easy reference for major components of the Novena PVT revision, including links to datasheets. Do not upload datasheets to the wiki at this time due to copyright issues.

Major Components (Prefix U)

i.MX6Q Cortex A9 CPU

Designation Part (Octopart Search) Description Homepage Datasheet(s)
U100 PCIMX6Q5EVT10AD i.MX6Q - Cortex A9 Processor Freescale i.MX6 Series Technical Data (IMX6DQCEC.pdf)

FPGA

Designation Part (Octopart Search) Description Homepage Datasheet(s)
U800 XC6SLX45-3CSG324C Xilinx Spartan-6 LX45 FPGA Spartan-6 FPGA Family Spartan-6 Family Overview (ds160.pdf)

Other Components

C - CPU Power

M - Main Memory (DDR3 SO-DIMM)

P - Power - PMIC

Designation Part (Octopart Search) Description Homepage Datasheet(s)
U200 MMPF0100NPAEP i.MX6 Power Management IC MMPF0100 PMICs Datasheet (MMPF0100.pdf)


N - Power - Input

B - CPU - SOC

S - microSD/ext SD/EEPROM (ethernet power?)

U - USB

H - SATA

E - Ethernet 100Mbit

G - Ethernet 1000Mbit

X - mPCIe

L - HDMI/LCD

Designation Part (Octopart Search) Description Homepage Datasheet(s)
F10L 0ZCA0005FF2E HDMI Fuse, 50mA hold, 150mA trip BelFuse SMT PTC Resettable Fuse 0ZCA.pdf


A - Audio

F - FPGA

#FPGA

  • U10F - LMR10520YSDE - 5.5Vin, 1A Step-Down Voltage Regulator
  • U12FB - MT41J128M16JT-125:K - 128MByte DDR3 16 Meg x 16 x 8 Banks
  • JP10F - FX10A-80S/8-SV(**) - 10+Gbps 0.5mm pitch Stacking Connectors
  • Q11F - Si4435DY - 30V P-Channel PowerTrench® MOSFET
  • U14F - MX25L512EMI-10G - 512K-BIT [x 1/x 2] CMOS SERIAL FLASH
  • U11F - 74AUP1T97GW - Low-power configurable gate with voltage-level translator

D - GPIO/misc (uart, touchscreen, accelerometer)

  • U10D - MMA7455L - accelerometer
  • U11D - STMPE811QTR - resistive touchscreen controller
  • P16D - FH19SC-8S-0.5SH(05) - FPC/FFC ZIF header